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ABSTRACT
Earthbound recording systems come in many sizes and use
various mediums on which to record the data. The harsh
environment of space, however, introduces some unique prob-
lems. This limits the number of choices not only for the
type of system but also for the optimum recording medium.
How changes in temperature, radiation, lack of air, etc.
,
affect the performance of the device as a whole must all be
considered.
Magnetic bubble memory technology implemented in a solid
state recorder is a possible solution. Included in this
thesis is a description of the development and history of
the magnetic bubble memory, along with a comparison to other
technologies. The design and implementation of a digital
data recorder using off-the-shelf four-megabit devices is
presented. A schematic of the data recorder and software
used is included in the appendices.
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I. INTRODUCTION
"Space, the final frontier . . . . M1 For centuries space
has been an unknown frontier to man, a frontier that has
been, and is still, studied in great detail. Man, in his
quest for knowledge, has progressed from performing experi-
ments in space with unmanned vehicles to manned reusable
platforms that can remain in space for days. With the birth
of the Space Transportation System ( STS or Shuttle), an
opportunity has been provided for persons outside the
National Aeronautics and Space Administration (NASA) and
military organizations to send their own experiments into
space. This opportunity is in the form of a program that is
known as the Get Away Special Program or GAS.
The GAS program provides guidelines for the designers of
an experiment. These guidelines include such tips as the
recommended use of the standard GAS container provided by
NASA, electronic interfaces to the Shuttle cargo bay, safety
tips, and environmental considerations. Table I provides
the conditions under which the payload must perform [ Ref . 1:
p. 2] .
An experiment that will be flown on the Shuttle by
students from the Naval Postgraduate School (NPS) is
designed to measure the vibro-acoustic power levels that
occur in the forward one-third of the STS cargo bay during
launch. Acoustic vibrations may cause widespread damage to
the electronic equipment. Three microphones will be used to
detect the acoustic noise levels. The data obtained will be
stored in a recorder. Since the required data will be
produced during the first two to three minutes of launch,
(the recorder will be idle for the remainder of the flight),
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the memory needed to record the data must be rugged, reli-
able, and non-volatile. It must be able to withstand the
impact of lift-off and the hazards of a harsh environment
such as space.
A solid state magnetic bubble memory data recorder
( SSDR) has been chosen to perform the task of data storage.
This and all other components of the whole experiment have
been designed with the previous parameters as the specifica-
tions. This thesis presents the development of the magnetic
bubble memory and its implementation as the recording medium
in the solid state data recorder.
II. BUBBLE MEMORY CHARACTERISTICS
Equipment used in experiments performed in space must be
inherently rugged in order to withstand the severe environ-
mental surroundings. What may be a successfully operating
piece of equipment on earth may have to be upgraded in
certain areas in order to function reliably in space
[ Ref . 2: p. 1] . The first section of this chapter is
devoted to a discussion of the performance of the Magnetic
Bubble Memory (MBM) in such a hazardous environment. The
remaining section compares it with other memory devices when
required to function as a data recorder.
A. MAGNETIC BUBBLE MEMORY PERFORMANCE
In space, exposure to intense radiation and temperatures
that far exceed those experienced on earth are encountered.
Studies have been conducted to determine just how severe
these effects may be on the MBM. These studies have shown
that it is virtually unharmed by exposure to neutrons,
protons and gamma rays. Experiments have demonstrated that
levels above 10 15 neutrons/cm 2 do not cause permanent meas-
urable changes in the properties of the materials used
[Ref. 3: p. 2]. The MBM has also been exposed to transient
radiation, such as X-rays. Even in the absence of
shielding, tests have shown that failure occurred at a value
of 5 x 10 6 rads/sec [Ref. 4: p. 4847]. This information can
be put into perspective when one considers the radiation
received by an already "space-born" system such as the
Global Positioning System(GPS). It is in an orbit in which
the satellites experience the greatest radiation dose to
date by long-lived, earth-orbiting systems. Tests have
shown that over a 448-day period, the average dose of radia-
tion was 404 rads/day [Ref. 5: p. 477]. Radiation, there-
fore, will have very little effect on the MBM module.
10
Due to the lack of atmosphere in space the temperature
range can be extensive. There are two major limitations on
the operating temperature range of the MBM. The first limi-
tation is in connection with the bias field. The second
limitation is in connection with the rotating magnetic
field. ( Implementation of the two fields is discussed in
Chapter 2. )
The permeability of both the bias field and the thin
film of magnetic material on which the bubbles are formed is
affected by varying temperatures. The composition of each
part changes in accordance with changes in temperature, and
thereby limits the operating temperature of the MBM. The
effect on the rotating magnetic field is such that, as
temperature decreases, the rotating field must increase in
order to drive the bubbles through the medium.
Two other effects exist that may limit the operating
temperature range of the MBM. First, to generate new
bubbles--i. e. , a write operation--a current pulse, which
will be explained in the following chapter, is required.
This pulse varies with changes in temperature. To ensure
proper generation of each bubble, the pulse must be adjusted
or else improper data may be recorded. The second effect
occurs in a read operation. During the read cycle, the data
is sent under a type of detector that senses the presence or
absence of a bubble. This detector output changes with
temperature. Since the bubbles' magnetic permeability and
the detector's sensing ability vary with temperature, the
operational temperature of the MBM is limited to a fixed
range of values. Current MBM modules operate over a temper-
ature range of -20° to +85° [ Ref . 6: pp. 83-88].
Data already recorded in the MBM can be stored reliably
over a full range of temperature from -40° to +90° [Ref. 7:
p. 3] . The largest temperature restrictions imposed on
equipment are those encountered in the military. Many of
11
the military applications require successful operation at
temperatures beginning as low as -55° C. Research is in
progress to improve the operating temperature capability of
the MBM [ Ref . 6]. For the GAS experiment, however, the
advertised operating temperature range of the MBM is suffi-
cient.
The MBM has no mechanical moving parts (see Chapter 2).
With cassette recorders that require mechanisms to turn the
recording medium, mechanical breakdown, corrosion, and slip-
ping due to vibration may occur. None of these situations
which may prove fatal to the mission, i. e. loss of data,
will occur with the MBM.
B. COMPARISON OF MBM TO OTHER MEMORY DEVICES
A comparison of the MBM with other memories demonstrates
further why using it as a data recorder in the space envi-
ronment constitutes a practical choice. Memories can be
separated into two basic categories: semiconductor and
magnetic. Examples of the former include ROM, PROM, EPROM,
E 2 ROM, RAM, and CCD. Examples of the latter include tape,
disk, core and MBM. The semiconductor group uses voltage,
charge or current levels to represent data. The magnetic
group uses variation in magnetic flux [ Ref. 8: p. 8]
.
The individual features of each memory should be consid-
ered in choosing an appropriate device; using one in space
adds even more constraints to the selection process. Some
required features, besides radiation hardness and temperaure
range, are versatility, non-volatility, reliability, small
size, low power consumption and, finally, cost.
When versatility is considered, some of the aforemen-
tioned memory devices can be eliminated. The PROM (program-
mable ROM) and EPROM (erasable programmable ROM) must be
programmed by the user outside the circuit. While the PROM
can be programmed only once, the EPROM has the capability of
being programmed numerous times. In order to accomplish
12
this, however, it must be removed from the circuit and
exposed to ultraviolet light. As a result, using either as
a recording medium would be impractical.
The electronically erasable ROM, E 2 ROM, can be changed
right in the circuit. Any byte can be erased in approxi-
mately 9ms ( Intel E 2 ROM 2816A) without affecting the data
in any other location. The entire memory can be erased in
9ms also [ Ref . 9: p. 5-83]. The available chip sizes,
however, do not compare to the amount that can be stored in
one 1 Mbit MBM module or the 4 Mbit device. The E 2 ROM
functions best as a read only memory suited for storing
fixed programs, logic functions or code converters with the
added capability of remote firmware update of program code
and dynamic parameter storage [Ref. 9: p. 5-10].
Other memories can be eliminated when non-volatility is
considered. If a memory is non-volatile, it has the ability
to retain already stored data should a power failure occur.
The semiconductor RAM (random access memory) is a volatile
memory. Data recorded prior to a power failure would be
lost.
The CCD, or charge-coupled device, was developed in an
effort to find a semiconductor equivalent to the MBM. It is
dynamic, and data must be internally shifted at a minimum
rate or else electrons can be thermally generated, thereby
modifying existing stored data [Ref. 8: p. 313]. Unless
batteries are used to keep the RAM and CCD memories powered
up in a stand-by mode, the data would be lost. The length
of time the stand-by power is required rests on the mission
of the Shuttle and the time it would take to return the
experiment to the NPS. Adding stand-by power adds batteries
and, consequently, adds to the weight and space situation
inside the GAS cannister.
Tape recorders are frequently used because of their
small size, comparatively low cost, and large data storage
13
capability that permits parallel storage of data on several
channels. The tape, however, can be damaged should it be
stretched or knocked off its tracks during launch. Tape
also requires a very thin layer of air between itself and
the recording heads. Finally, the moving parts aid in
decreasing the overall reliability.
Magnetic disks and drums pose problems that are similar
to the tape recorder's. Once again moving parts decrease
the reliability. Another limiting factor is the amount of
space available inside the GAS canister. Disks and drums
require a great deal of space which leaves less room for
other essential equipment.
Core memory has been around for many years. It is non-
volatile and reliable, but size and power constraints limit
its use as a piece of space equipment. In a self-contained
experiment such as this one, power is critical. It is
desirable to have nominal power consumption. As the amount
of data to be stored increases, so does the power consump-
tion, size, and cost of the core memory--to a much larger
degree than with other memories. Should the design of this
recorder be such that all of the MBM cards be turned on at
once, it too would require a great deal of power. However,
power switching becomes a viable option when implementing
the recorder with the MBM. Thus, the only active MBM card
needs to be the one currently in use, thereby conserving a
great deal of power.
The preceding discussion of the MBM's ability to with-
stand conditions in space, and the comparison with other
memory devices, helps to show why--in addition to its being
versatile and non-volatile--the MBM is the best device for
the GAS experiment. Even though there is shielding around
the device to protect against radiation, choosing a device
that is inherently unaffected by radiation provides an added
element of reliability. Although the operating temperature
14
range of the MBM is not as extensive as would be required in
several military applications, it is adequate for the
purposes of the experiment. The MBM is reliable because it
has no mechanical parts that move. The specific device
chosen for the GAS experiment is the Intel Corporation
Magnetic Bubble Memory 7114.
15
III. MAGNETIC BUBBLE DEVELOPMENT
The MBM has been in existence for approximately twenty
years. After its introduction by Andrew Bobeck--an employee
of Bell Labs--many companies became involved in the study
and manufacture of bubble memory devices. They soon discov-
ered, however, that the MBM required complicated control
circuitry. It was also difficult to interface with existing
hardware. As a result, the decision to discontinue produc-
tion of the MBM was not long in coming [ Ref . 10: pp. 30-32].
The two major manufacturers remaining are Intel Corporation
and Hitachi.
A study of the technology used in producing and manipu-
lating "bubbles" is important for a better understanding of
the MBM's overall operation and its use in the SSDR. This
chapter is devoted to an explanation of this technology,
while Chapter 3 explains how the support chips of the MBM
function. Before beginning this chapter, however, it is
important to point out that all figures in this chapter and
the following chapter represent the 1 Mbit bubble device.
The GAS experiment is using the 4 Mbit device. However, the
basic operation is the same. Intel's 4 Mbit device "uses
the same architecture as the 1 Mbit device. It has 8 iden-
tical sections instead of 4 and each section is enlarged to
store double the number of bubbles. The result is a four-
fold increase in capacity" [Ref. 9: p. 6-227].
The bubble chip of Intel Corporation's 7114 MBM begins
with the formation of a nonmagnetic garnet wafer on top of
which a thin ferromagnetic film is deposited.
Ferromagnetism causes the atoms of a material to align with
parallel magnetic orientations. If the material is thick
enough, the orientation of the groups of atoms, or domains
as they are called, occurs in three dimensions. In the case
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of the MBM, however, the film is very thin--in practice less
than 1/1000 inch thick. This thinness restricts the domains
to two directions, one perpendicular to the substrate, the
other parallel. Unless a magnetic field is present, these
domains have a snakelike shape. As a magnetic field perpen-
dicular to the film is applied, the snakelike structures
begin to shrink. The field is then increased to a point
where the domains have a cylindrical appearance with a
three- micrometer diameter. These domains, when observed
through a microscope, look like a circle or "bubble"--from
which the name Magnetic Bubble Memory is derived ( see Figure
3.1). The presence of a bubble is a binary 1; the absence,
a [ Ref. 9: p. 6-3]
.
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Figure 3. 1 Magnetic Domains Under Magnetic Bias Field.
The fixed field that maintains the shape and stability
of the bubbles is known as the bias field. This bias field
is produced by two permanent magnets positioned on each side
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of the MBM substrate. They remain unaffected by any type of
power fluctuation. As a result, the integrity of the data
that the bubbles represent is maintained, making the MBM a
non-volatile memory device [ Ref . 9: p. 6-4].
The MBM does not operate by moving the recording medium
as is the case with the tape in a tape recorder or disks in
a disk drive. In the MBM, the data is moved under the
influence of a rotating magnetic field. The rotating field
is generated by sending current through two coils which are
wrapped perpendicular to one another around the substrate.
Figure 3.2 shows how the different parts are assembled to













Figure 3.2 Magnetic Bubble Unit Assembly.
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There is one more important feature that aids in the
movement of the bubbles from one location to another. In
order to control the direction of movement, a magnetic field
gradient must be present. A magnetic film is deposited on
top of the bubble substrate in the form of a number of
paths. These paths have the shape of asymmetrical chevrons.
Being asymmetrical, one side of the chevron has more energy
than the other. The bubble will propagate toward the
smaller side in the presence of the drive field ( see Figure
3.3). The chevrons, in conjunction with the rotating
magnetic field, provide the capability to move data from one
location to another without moving the medium on which the
data is stored. [ Ref . 9: pp. 6-4 - 6-6].
The memory itself is designed in a block replicate
architecture. The fundamental idea in this type of design
is that the data is written in or read out in parallel from
an input or output track, see Figure 3.4 (From the figure,
note that there is a difference between the input and output
tracks. The difference will be explained later in this
chapter. )
The block-replicate architecture consists of a specified
number of storage loops. An MBM has 320 loops, 48 of which
are spares. An extra loop, called the bootloop, is used to
keep track of the active loops and the spares. All 320
loops are divided into four groups or quads. This helps to
shorten the read and write cycle times.
The quads are reduced even further to odd and even
loops. The even loops store the even-numbered bits.
Likewise, the odd loops store the odd-numbered bits. When a
read operation is performed, the bits are interleaved back
into the original order in which they were received and sent
out serially on the output track. A write operation does
not require this interleaving process, for it is a write
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PATTERNS OF CONDUCTIVE CHEVRONS
Figure 3.3 Movement of Bubbles Under Chevrons.
The input and output tracks are serial devices. A
distinction exists between the two tracks because they
perform completely different tasks. The input track
performs a swapping function; the output track performs a
replication function.
To better explain each process, bubble generation must
first be understood. A seed bubble is always present at one
end of the input track and is initially generated by an
electric current pulse which splits a hairpin loop of
conductive material. Because of the interaction between the
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Figure 3.4 Organization of Bubble Memory (One-Half Chip).
patch, see Figure 3.5), this bubble maintains a kidneylike
shape. Once created, it remains in existence for as long as
the bias field does. When a binary 1 is to be generated,
the seed bubble is split in two by the current pulse. One
of the halves remains under the permalloy patch as the seed;
the other is driven to the input track via the rotating
field. To store a binary 0, the pulse is omitted.
As stated, the input track performs a swapping function.
Once the bubble is generated and travels down the input
track to the specific loop on which it is to be stored,
another current pulse is generated. This pulse causes the
new data to "swap" places with the old data on the storage












Figure 3. 5 Seed Bubble and Bubble Generation.
The bubbles are replicated when a read operation is
performed. Each bubble on a storage loop acts essentially
as its own seed bubble. The bubble is transferred under a
large element, where it is stretched out. A current pulse
cuts the bubble in two, leaving one half to remain in memory
and the other half to be read as output. These new bubbles
travel down the output track serially through a bubble
detector. Detection is accomplished by passing the bubble
under a "bridge" of magnetoresistive material. When a
bubble passes under the bridge, the resistance changes and
slightly modulates the current through the bridge. This
fluctuation is then translated to a one or a zero. After
detection, the output bubbles are destroyed (see Figure 3.6)
[Ref. 9: pp. 6-7 - 6-10] .
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As can be seen, an intricate design is used in the
making of a magnetic memory module. Additionally, the MBM
is never "spoken to" directly by the microprocessor. A
group of support chips is used for communication between the









Figure 3. 6 Swapping and Replication Configuration.
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IV. FUNCTION OF SUPPORT CIRCUITRY
A difficult obstacle to overcome in the introduction of
the MBM into the commercial market was interfacing it with
existing hardware. Initially, the support chips required by
the MBM were purchased separately. In the past few years,
however, Intel has introduced a package consisting of the
MBM and its requisite support chips. These chips are:
1. 7244 Formatter/Sense Amplifier (FSA),
2. 7234 Current Pulse Generator (CPG),
3. 7250 Coil Predriver (CPD),
4. 7224 MBM Controller (BMC).
The BMC, in conjunction with the FSA, CPG, and CPD,
carry out all communication with the MBM. Figure 4. 1 shows
how the chips interface with one another.
The FSA is a dual formatter/sense amplifier that
contains on-chip sense amplifiers, a full FIFO data block
buffer, and error-detection and correction circuits. As
explained in Chapter 2, the bubbles are sent under a magne-
toresistive bridge during a read operation. If a bubble is
detected, the resistance of the bridge changes. This is the
signal that a bubble or a one is present. The sense ampli-
fiers in the FSA perform a sample-and-hold function on this
input signal thereby, producing a digital one or zero.
The FSA then formats the data in the following manner.
As explained in Chapter 2, each MBM has an extra loop that
is known as the bootloop. This extra loop contains the
information pertaining to all the active and inactive loops
in the bubble module. When the FSA receives an incoming
data bit, it confirms that it is from an active loop within
the MBM by referring to the bootloop register. If the bit
is from an active loop, it is stored in the FIFO buffer. If







Figure 4. 1 System Block Diagram.
FSA is a serial, first-in-first-out buffer that can hold 256
bits of data (272 without error correction). The data is
then sent to the BMC. In the write operation, the FSA
enables the current pulses of the CPG that cause the bubbles
to be generated.
Various current pulses are used to generate a bubble as
well as to replicate one. The CPG performs this function.
The CPG also converts digital timing signals to analog
current pulses suited to drive the MBM.
The CPD, along with the two drive transistors ( see
Figure 4.1), supply the drive currents for the rotating
magnetic field. Four signals (positive and negative X and Y
waveforms) are sent to the CPD from the MBM Controller. The
appropriate durations and phases must be maintained in order
25
to control the rotating fieid that moves the bubbles ( see
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Figure 4. 2 CPD Logic Diagram.
The heart of the system is the MBM Controller (BMC). It
is the interface between the memory module and its host.
The Controller provides all required timing signals. It
converts the serial data from the FSA FIFO to parallel data
and, conversely, changes parallel data to serial. Figure
4. 3 shows the ten functional blocks of the Controller. A
brief discussion is given for each of these functional
blocks. The reader is referred to [Ref. 9] for a more
detailed account.
The Power Fail and Reset (Block 1) is self-explanatory.











































Figure 4. 3 Ten Functional Blocks of the Controller.
The Sequencer (Block 2) encompasses the WAIT, DET. ON,
and ERR. FLG commands. A step-by-step procedure must be
followed by the BMC when one of these commands is given.
Within the Sequencer is an internal ROM that contains the
pre-programmed instructions used to implement the various
commands. Once a command is given and decoded, the
Sequencer steps through the instructions pertaining to that
command [ Ref . 11: p. 21].
The System Bus (Block 3) interfaces the Controller with
the host. Commands, status information, address, and data
are sent via these lines. In order to know what type of
function it is to perform, the Controller's register file
must be supplied with specific information (Block 9) before
any type of data transfer can take place. The transfer of
27
this information is done on the 8-bit data bus with bit four
set to zero. Figure 4. 4 lists the six registers that must
be addressed. The 4 Mbit Controller, 7224, does not make
use of the Utility Register (UR). The Block Length Register
( BLR)determines the system page size and the number of pages
to be transferred. The Address Register (AR) defines the
page on which the transfer of data is to start. The Enable
Register (ER) defines the modes under which the transfer
will take place, i. e. , interrupt, polled, or DMA. In Figure
4.5, note the BLR and AR require two eight-bit codes, one
pertaining to the most significant bits, the other to the
least significant bits. Eleven of the bits available in the
BLR hold the value for the number of pages to be transferred
and provide the user with the possibility of transferring
from 1 to 2048 pages. If more than one MBM is connected in
parallel, the width of a page can be increased, i.e. , 64,
128, 256, 512, etc. The four most significant bit positions
hold this information. The four most significant bits of
the AR are used in conjunction with the BLR to control the
serial selection of bubble memories or a group of memories.
The remaining eleven define on which page the transfer is to
start [ Ref . 7: pp. 7-10].
When data bit four is a one, the information is decoded
as a command. There are sixteen commands used by the BMC,
(See Figure 4.6) The four most common commands are ABORT,
INITIALIZE, READ BUBBLE DATA, and WRITE BUBBLE DATA. Those
commands pertaining to the bootloop are used only for diag-
nostic purposes. The remaining commands provide other
options available to the user and are described in [Ref. 9].
Information about data manipulation, such as page size,
mode of operation, pages being transferred, etc. , is stored
in the parametric registers. The A0 line is held high
during the programming of these registers. Once all of the
required information has been passed, the A0 line goes low
and the BMC is ready to transfer data.
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Register Nam* D, o. D, D, C», D, D, Do
Read
Writ*
Utility Register 1 1 R/W
Block Length
Register (LSB) 1 1 1 W
Block Length
Register (MSB) 1 1 w
Enable Register I 1 1 w
Address Register
(LSB) I 1 1 R/W
Address Register
(MSB) 0" 1 1 1 1 R/W
7220 FIFO R/W
NOTES:
•With BMC AO signal -1
Figure 4. 4 Six Parametric Registers.
Block 4, FSA Select Logic, contains the logic that
controls all communication between the BMC and the FSA. As
mentioned, the serial FIFO of the FSA receives information
from and sends information to the FIFO of the BMC. The
timing of this transfer is an important factor and is
controlled internally by the FSA Logic Block.
The FIFO (Block 5) has the important function of
settling timing differences between both the host interface
and the BMC and between the FSA and the BMC. The FIFO is
dual ported, i. e. , it can be written into and read from
simultaneously. The maximum amount of information it can
hold at any one time is 40 bytes. While the BMC is
executing a command, it functions as a data buffer.
However, when the BMC has completed transfer of all
commands, the FIFO performs as a general-purpose FIFO. As
shown in Figure 4. 4, the FIFO is automatically addressed
after the last of the six parametric registers has been
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BLOCK LENGTH REGISTER MSB BLOCK LENGTH REGISTER LSB




NUMBER OF PAGES TO BE TRANSFERRED
ADDRESS REGISTER MSB AODRESS REGISTER LS9
7
!
6 ,|«|,|, .1. 6 S 4 3 2 1
X >^
MBM SELECT STARTING ADORESS WITHIN EACH MBM
Figure 4. 5 Parametric Register Organization.
written to, thereby signalling that the BMC is ready for a
data transfer.
Block 6 is concerned with the type of transfer to be




3. Direct Memory Access (DMA).
Polled Transfer is the easiest mode to implement with
the MBM. It is, however, the most time consuming in rela-
tion to microprocessor overhead. Interrupt driven transfer
requires less microprocessor overhead. This mode also
permits transfer of data in blocks of information. The DMA
mode is the one that will be used in the NPS GAS experiment.
There is no microprocessor overhead in a DMA transfer, and




D3 02 01 00
Write Bootioop Register Massed
1 Initialize
1 Read Bobble Data
1 1 Write Buobie Data
1 Read Seen
1 1 Read Bootiooo Register
1 1 Write Bootioop Register





1 1 Read Bootioop
Read Corrected Data
1 1 Reset FIFO
1 1 MBM Purge
1 1 1 Software Reset
Figure 4. 6 Commands Used by Bubble Memory Controller.
BMC operates in a standard two-way handshake protocol,
utilizing the DRQ and DACK lines found in Block 6 ( see
Figure 4. 3).
The Bubble Signal Decoder (Block 7) contains all the
logic needed for generating all MBM timing signals. It is
comprised of a three-stage counter, a decoder, and synchro-
nous latches. The first stage of the counter is a divide-
by- four counter. The second stage, a divide-by- twenty
counter, produces the field rotation frequency. For
example, since BMC requires a 4 MHz clock, the output of the
first stage is at 1 MHz, while the output of the second
stage is at a 50 kHz rate. Any of the clock edges that
occur during one complete cycle can be used to set and reset
MBM signal latches. The TM. A and TM. B latches go to the CPG
and determine the pulse widths for the generation and repli-
cation of bubbles.
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Block 8, MBM Addressing Logic and RAM, contains two more
user-accessible registers, an adder, and the MBM address
RAM. This RAM stores the next-available logical page
address for each MBM.
Finally, the DI/O Bootloop Decoder/Encoder (Block 10)
performs parallel -to-serial and serial-to -parallel conver-
sions between the FIFO data and the serial bit stream on the
DI/O line. The BUSRD signal, also generated here, is a
signal used to indicate the direction of the data transfer.
The third function of this block contains the circuitry that
decodes the bootloop data during a READ BOOTLOOP operation
and encodes it during a WRITE BOOTLOOP operation [ Ref . 11:
pp. 20-21].
As is apparent, interfacing the MBM module to its host
is an involved task. Timing is of great importance.
Generation of pulses and rotating current fields must be
accomplished. And, finally, circuitry is needed to trans-
form digital data to magnetic, and vice versa. The current
state of the art in bubble memories solves most of these
problems for the user. The greatest obstacle is found in
producing correctly coded software.
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V. DESIGN OF THE SSDR
Before attempting to design the solid state data
recorder for the NPS experiment, a prototype was built using
the 1 Mbit MBM device. This made it possible to become
familiar with both the hardware and the software of the MBM.
The main goal was to prove the concept that the MBM could be
used as a viable recording medium. The first section of
this chapter briefly describes the design and programming of
the 1 Mbit device as a mini recorder. The second section
describes the 12 Mbyte data recorder used in the GAS experi-
ment. The third section addresses the limitation and
possible alternatives to this design.
A. PROTOTYPE
Before incorporating an MBM into a system it is neces-
sary to choose the mode of operation, (i.e. , Polled,
Interrupt driven, or Direct Memory Access), the level of
complexity, and flexibility required for the software
drivers.
Since the prototype's function was to sample a sine wave
of 1000 Hz frequency or less from only one channel, the
Polled Mode (PM) was chosen. Sampling at the Nyquist
frequency and using only one channel, provided ample time to
perform all the operations needed when using the MBM.
(Note: By increasing any part of the system, i.e. , bubble
memories, channels, etc. , a faster mode would have to be
chosen, which would result in improved performance. )
The complexity of the software was kept to a minimum,
therefore flexibility was restricted. The reasons for
designing a prototype were threefold:
1. gain familiarity with the MBM and its compontents,
2. prove it could record and play back accurately,
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3. increase the design to the size required for the GAS
experiment.
The basic operation for the 1 Mbit device is to sample
the waveform through an analog- to-digital converter (A/D),
store the data in the MBM, upon command, play back recorded
waveforms through a digital-to-analog converter (D/A). The
major components used to perform the three operations are
the Analog Devices* A-D 570, Intel's 1 Mbit 7110 MBM, and
National Semiconductor's DAC0800 D-A.
A dual trace oscilloscope was used to compare the accu-
racy of the recorded waveform to that of the one being
played back from the memory. A signal generator provided
the signal.
In the Polled Mode, blocks of data can be transferred
into the MBM as long as the parametric registers in the BMC
have been programmed accordingly. The DRQ line from the BMC
signaled the microprocessor that the MBM was ready for a
data transfer.
As explained in Chapter 4, the MBM is written to in
pages, each page containing 64 bytes (68 bytes without error
checking). The total amount of pages recorded at one time
is established under software control. The initial draft of
this software transferred one page at a time. Two temporary
storage areas, each 64 bytes in size, were reserved in RAM.
As one area was filling with data samples, the other area
was being sent to the bubble. Timing was found to be
extremely critical. After the recorder worked successfully
for one page, the number of pages was increased until the
record process failed. The maximum number of pages success-
fully transferred was found to be 270 at a sampling rate of
2 kHz.
Power failure is a concern in any system design.
Writing the software so that data transfers of one-page are
performed, ensures that the minimum amount of data will be
lost. Whatever has been stored in the MBM will remain
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intact, but whatever has been stored in RAM will be lost.
As a consequence, storing a greater number of pages in RAM
results in a greater data loss.
Recalling that communication is not carried out directly
with the MBM, interfacing it with the host microprocessor,
requires that specific procedures be followed before any
data transfer can take place. In order for the BMC to
prepare itself for any further instructions, it must receive
an ABORT command, followed by an INITIALIZE ( INIT) command.
Once these commands are accomplished, the BMC's parametric
registers are loaded in preparation for the upcoming data
transfer. The eight-bit command/status port can be polled
to determine whether a successful operation has been
performed. If the operation has failed, the OP-FAIL bit
will be set; if it has succeded, the OP-COMPLETE bit is set.
Initializing the BMC before writing the parametric
registers sets the BMC to a known state. This command
results in resetting the support components, placing the
bubble at page zero, and enabling the error correction. If
the start of a record process is designed to start at a page
other than page zero, then the desired page address must be
reflected in the information supplied to the address
register of the parametric registers. The block length
register must be programmed with the number of channels to
be used and the number of pages to be transferred.
The software program of the prototype made available to
the user a menu which displayed a number of options to
choose from. These options included:
1. Setting the sample rate,
2. Sampling without recording,
3. Record,
4. Playback,
5. Initialize the bubble.
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Upon selection of an option, the program immediately
executed it. Option 5 had to always be performed first.
Additionally, the same sample rate chosen for RECORD had to
be used for PLAYBACK. Option 2 was used primarily to estab-
lish the successful operation of the A/D and D/A.
Tests were performed on the 1 Mbit device. These tests
included turning off power, changing the frequency of the
sampled waveform while recording, changing the waveform
itself while recording, and attaching a microphone/speaker
arrangement in order to record a signal other than a pure
sine wave. In all cases, the MBM performed successfully.
It did not lose data when power was removed. It followed
the changes in frequency and waveform with only a small
phase shift due to the time delay. There was, however,
distortion in the sound recording. This was due in part to
the low sample rate and to the quality of the microphone and
speaker being used.
B. SOLID STATE DATA RECORDER ( SSDR)
The final design of the SSDR has the capability to store
twelve mega-bytes ( twenty-four four-megabit prototype MBM
cards) of data. The 8085 microprocessor is at the heart of
the system. A basic block diagram--a "generic" data
recorder--can be found in Figure 5. 1. Subsection 1
describes the SSDR as a general purpose data recorder.
Subsection 2 describes how this general purpose recorder was
adapted to the MPS GAS experiment.
As in the prototype model, the desired information is
sampled by the A/D device. The digitized information is
then temporarily transferred to a RAM buffer. Upon request,
the DMA will gain control of the bus and perform the data
transfer from the buffer to the MBM where it will be stored.
The ideal data transfer rate of the four-megabit (4 Mbit)
MBM is 25 Kbytes/sec [ Ref . 7: pp. 3-4]. Due to an internal














Figure 5. 1 Generic Data Recorder.
rate varies. • T-SEEK is defined as the amount of time
between the issuing of the READ (or WRITE) command to the
MBM and the MBM locating the page to be read (or written).
T-SEEK can range in values from 20 microseconds to 163,820
microseconds with an average of 81,920 microseconds.
By disguising T-SEEK so that the SSDR does not "feel"
its effect, i. e. , have an inherent delay everytime a READ or
a WRITE occurs, and by using a buffer 32 Kbytes in size, the
data transfer rate of 17 Kbytes/sec is obtained. T-SEEK is
disguised by using a hardware comparator. Calculations were
performed to find at what RAM buffer location a WRITE
command needed to be issued, so that, by the time a full
storage area of the buffer was filled, the MBM would be
ready for the data transfer. A comparator was then
connected having the same address as that location. Upon
addressing this location, the comparator generates the
37
appropriate interrupt, signaling the 8085 to issue the WRITE
command (see Figure 5.2). If it were feasible to increase
the buffer to store a full 4 Mbits of data, and by the addi-
tional elimination of T-SEEK, the ideal data transfer rate






Figure 5. 2 Implementation of Hardware Comparator.
1. General Purpose SSDR
The SSDR has the following characteristics. The
sample rate is fixed at 2. 5 KHz. As a result, ( and due to
the T-SEEK/buf fer limitations) the maximum obtainable data
rate for one eight-bit channel is 17 Kbytes/sec.
The MBMs are adaptable to a power switching configu-
ration, therefore the active MBM card need only be the one
being written to or read from. Power consumption is kept to
a minimum by the use of a custom designed power switching
card, the "ECARD, " (see Appendix A.) Thus, power is 15
Watts total for this design. The maximum storage capacity
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is 12 Mbytes. Baseline record time (i.e. one channel, 8-bit
resolution) is 83. 9 minutes continuous recording.
2. Adaptation of the SSDR to the NPS GAS Experiment
The following is a description of how the general
purpose SSDR is configured to fulfill the requirements of
the NPS experiment for Shuttle.
Six eight-bit channels are required to obtain all
the data. An in-depth study was performed by students
working on the acoustic section of the experiment to best
determine how to implement these channels and is not
discussed in this thesis. The results are that three micro-
phones and two accelerometers are connected to five A/D's.
The A/D's have up to sixteen data lines from which to obtain
information. Since the SSDR has only eight-bit resolution,
the acoustic group also determined which of the sixteen
lines would be connected to each eight-bit channel. The
A/D's are then strobed synchronously to prevent any time
delays encountered when analyzing the data. Once strobed,
the channels are read using time division multiplexing
(TDM), always reading the channels in numerical order, (see
Figure 5.3). The maximum obtainable data rate at 2.5 KHz
for the six channels is 15 Kbytes/sec.
The full 12 Mbytes of storage will be utilized. The
organization of the memory is accomplished in the following
manner under software control. (Appendix B provides the
software code used to run the SSDR. ) Three record options
are available to chose from and they are SWEEP, SCROLL, and
LAUNCH. SWEEP is to be performed prior to launch. A tone
will be generated by a voltage controlled oscillator (VCO)
starting at 25 Hz and stepping up to 1000 Hz at 1 Hz inter-
vals. This will be done in order to excite and record the
fundamental acoustic modes in the STS cargo bay. Seventeen
of the twenty- four MBM cards are required to store this data
and will take 16. 5 minutes. The recorder will then go into














Figure 5. 3 Basic Channel Configuration.
SCROLL, the next record option, will be initiated by
the powering up of the Auxiliary Power Unit (APU) on the
Shuttle. This initiation process is done by the use of a
matched filter and is the topic of a thesis written by LT D.
W. Jordan, USN, titled A. Matched Filter Algorithm for
Acoustic Signal Detection . During SCROLL, two MBM cards
will be continuously recorded on until launch. This option
provides the capability to capture the very important infor-
mation otherwise lost should the record process be initiated
by a detection of the launch itself.
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Once launch is detected, however, the recorder will
transition immediately to the first of the remaining six MBM
cards and record the information to be obtained before the
Shuttle leaves the earth's atmosphere. At this point, the
job of the data recorder is complete and it will be shut
down, retaining the data for analysis when it returns to
MPS. The total record time for the SSDR is 21 minutes. It
should be noted, however, these options do not have to
follow consecutively, i. e. should the matched filter not
function properly and a launch is detected, the data
recorder will jump to the specified MBM card and record the
remainder of the launch. The determination of a launch is
not done by the SSDR and is not a topic discussed in this
thesis. For more information concerning the control of the
experiment as a whole, the reader is referred to a thesis
written by Lt J. W. Wallin, USN titled Microprocessor
Controller with Nonvolatile Memory Implementation .
3. Limitations and Alternative
Some of the limitations of this design are a result
of the prototype MBM card used in the experiment. For
example, the 43 byte FIFO in the BMC limits the data
transfer rate. One reason the FIFO exists is to smooth out
timing differences between the host and the MBM. Only
having 43 bytes for the buffer has proved to be inadequate.
INTEL has since built the 4 Mbit device with a 128 byte
FIFO.
The performance of a particular bubble memory device
ultimately is a function of three factors,
1. the number of storage loops,
2. the number of stoarge locations on those storage
loops,
3. the frequency of the rotating magnetic field (coil
frequency)
.
The throughput, which is number of bytes/sec, is directly
proportional to the number of storage loops and the coil
41
frequency. The time to find a particular page of data
(T-SEEK) is directly proportional to the number of storage
locations and inversely proportional to the coil frequency.
Power is directly proportional to the coil frequency.
Increasing or decreasing any of the three changes the
performance and trade-offs must be made.
The 8085 microprocessor is an 8-bit device.
Designing the SSDR to perform with a 16-bit device or a
32-bit device, would enhance the resolution and provide for
data throughput of up to 272,000 Mbytes/second. For more
information on a 32-bit design, the reader is referred to Lt
T. J. Frey's thesis, A 32-bit Microprocessor Based Solid
State Data Recorder for Space-based Applications .
The SSDR is limited to 12 Mbytes of storage. This
is partly due to size, weight, and power constraints of the
GAS container. It is also limited to this size because of
the use of the prototype MBM card. Using "off the shelf"
components benefitted the GAS experiment as far as time and
money was concerned, however, flexibility was affected.
An alternative, not only for the MBM card but for
the SSDR as a whole, would be to custom design a card
enabling the BMC to control more than one MBM. The BMC can
control up to eight MBMs at one time [ Ref . 9] . For further
information the reader is referred to Lt. B. A. Campbell's
thesis, A Digital Recording System for Space-based
Applications Utilizing Four-megabit Magnetic Bubble
Memories .
The NPS GAS experiment is scheduled to fly in 1986.
Analysis of the data and performance of the SSDR is another
phase of the experiment as a whole. The scope of this
thesis concentrates solely on the MBM and its implementation
into a data recorder. Because of the MBM' s inherent hard-
ness to radiation, ruggedness and reliability, its future




SCHEMATIC OF THE SOLID STATE RECORDER


























2 4 JAM 36
1 0# 4
43












































































































































































































MEMW/ = MEMORY WRITE NOT





















































£>—£"• System Data Bus Enabla
Sgstem Data Bus Control
Buooia 8ua Control
PCI Sal act





PPI2 So i act
PPI1 Saloct
£^> DMA So I act
BuDOla Data Bua tnaoio






























































































ENTRY BUBNUM .RDDTMP .WRDTMP .RDSTMP ,WRCTMP
CSEG
SOLID STATE DATA RECORDER PROGRAM






































jbubbie power port 8255
jeuebie select port 3255
;not used
jtimer. least sig. byte 8155
JTIfEF, fOST SIG. BITE 8155
JPROGRAMABLE PFRIPHIRAL INTERFACE PORT A
JFROGRAMAELE PERIPHIRAL INTERFACE PORT E
JPROGRAMABLE PERIPHERAL INTERFACE PORT C
JPROGRAMABLE PERIPHIRAL INTERFACE STATUS
JCCNSCLE DATA
JCONSCLI STATUS
JANALCG TO DIGITAL AEEFESS




JNUMBER OF BLOCK TRANSFERS
JRAP AREA (2K I 64 EYTES)
JRAr AREA 1 (2K X 64 EYTLS)
JBEGINNING ADDRESS OF RAf
JBEGINNING OF RAM TABLE
J A TO D TEMPORARY STORAGE ADDRESS
JD TC A TEMPORARY STOPAGE ADDRESS
J# OF 54 BYTE PAGES TRANSFEREE AS A ELOCK
JCURRENT BUBBLE BEING USED STORED HERE
JJUfP VECTOR CME TO READ CURRENT 3DBELE
JJP VECTOR CME TO WRITE TO CURRENT BUBBLE
JJP VECTOR CMD TO READ STATUS CURRENT BUEELE
JJP VECTOR CME TO WRITE COMMAND BUBBLE REG
J7.5 INTERRUFT VECTOR CMC
JCURRENT RAM ADDRESS TC READ OR WRITE FROf
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JFIAG BYTE FOR PAGE EITHER EMPTY CR FULL
JFIAG BITE FOR LEE EITHER ON OR OIF
;CURRENT BUBBLE IMA IS WORKING W/ STOREE HERE
JINT VECTOR BUBBLE SERVICE ROUTINE
JMAX * OF BOB CARS AVAILABLE TO SYSTEM
JJUMP TO START OF PROGRAM
JJUfP TO INITIALIZE EDIBLE
JJUf-P TO READ EUBELE
JJUMP TO WRITE BUBBLE
JJUMF TO DATA ERROR TEST
JJUMP TO POWER FAILURE ROUTINE
JJUMP TO DATA ERROR TEST
JJUMP TO EXTERNAL TRIGGER .ROUTINE
JJUMP TO CLEAR RAM BUFFER
INTERRUPT 6.5 INITIATES THE SERVICE ROUTINE WHICH CHECKS TEE CURRENT






























JJUMP TO CHK BUBBLE INTERRUPT OR OP-COMPLITE
JJUMP TO 7.5 SERVICE ROUTINE
INTERRUPT 7.5 INITIATES TEE ANALOG TC DIGITAL OR DIGITAL TO ANALOG
SERVICE ROUTINE WBICH EITHER SENDS CR RECEIVES A EYTE FROM THE RAM













JSTART OF THIS PROGRAM
JTEIS ROUTINE INPUTS A CHARACTER FROM THE CONSOLE ANE ECHOES IT BACK TO THE
JCCNSCLE. IT DETERMINES WHAT FUNCTION IS TO EI PERFORMED BY POINTING THE
JPROGRAM COUNTER TO TEE PROPER JUMP STATEMENT LOCATED AT THE SYSTEM TABLE






















SYSTEL IS TEE BASE AEERESS JCH THE JUMP ROUTINES. JUMPS ARE SELECTEE BY 1HI
AGAIN ROUTINE USING SISTBL.









THIS ROUTINE IS USIE IN THE EVENT THE OPERATOR INTERS AN INVALIB







START OF SYSTEM ROUTINES
IACH ROUTINE CORRESPONBS TO THE NUMEER SELECTEE IN THE MENU. EACH MAIN
ROUTINE IS NAMEB IN THE FOLLOWING FORMAT BO'*', WHERE '#' IS THE NUMBER
SELECTEE ON THE MENU. ALL SUFPCRT RCUTINES TO THE MAIN ROUTINE WILL BE


























EOITBL IS THE BASI ADDRESS FOR TEE JUMP ROUTINE THAT SETS SPECIFIC
SAMPLING RATES. A SPECIFIC JUMF IS SELECTED BY TEE DOl ROUTINE






JDCie, DC11, D012, E013, ARE THE SPECIFIC ROUTINES SELECTED BY THE DOITEL
JJUMPS. ONLY ONE IS INVOKED AT ANY ONE RUN. THE HL REG PR IS LOADED
JWITH THE NUMBER OF CLOCK CYCLES BETWEEN SAMPLES. THIS PROGRAM IS SET













ECNE1 LCADS THE OUTPUT ADDRESS CF THE D TO A INTO DTCA AND OUTPUTS TEE
NUMEEF. CF CLOCK CYCLES BETWEEN SAMPLES INTO TEE COMMAND REGISTER OF TEE
8155. IT Will START IMMEEIATEDLY AFTER LOADING. AT TERMINAL COUNT IT




















JPRINTS TO THE CONSOLE WHEN AN UNAUTHORIZED CHARACTER IS RECEIVED






JTHE SECOND CAIN ROUTINE INITIALIZES A EUBELE. THE SPECIFIC BUEBLE IS
JSELECTED BY' THE USER AT THE CONSOLE. IT RETURNS TO TEE CONSOLE WITE AN
J "OPERATION CCMPIETE" OR " INCOMFIITE
.
" IN INCOMPLETE IT WILL ALSC GIVE
JTHE RESULTS CF TEE BUBBLE STATUS REGISTER. TEIS ROUTINE USED BASICALLY























JD02TEL IS THE BASE ADDRESS FOR TEE JUMP ROUTINES THAT INITIALIZE A SPECIFIC
JEUBELE. THE SPECIFIC JUMP IS SELECTED BY THE D02 ROUTINE USING D02TBL
JAS THE BASE ADDRESS. THIS PROGRAM IS CAPABLE OF SELECTING 1 OF 5 SPECIFIC
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ECEELF S . FCF TEE SPACE SHUTTLE DATA RECORDER THIS WILL EI ENHANCED TC








































;rONI2 INITIALIZES THE BUBBLE CARD INDICATED BY REGISTER PARI H-L. IT
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PRINTS TO CONSOLE WHERE AN UNAUTHORIZED CEARACTER IS RECEIVED IN D02
.





JTEIS ROUTINE RECEIVES LATA FROM THE ANALOG TO EIGITAL CONVERTER ANE PLACES
JIT TEMPORARILY IN THE RAM. THE RAM IS DIVIDED INTO TWO PAGES. FROM THE RAM
JIT IS TEEN MOVED INTO THE BURBLE MEMORY IN BLOCKS OF 32 PAGES (2K BYTES),
J WHERE A PAGE IS EQUAL TO 64 EYTES . TEE BYTES ARE PLACED IN TEE RAM BY THE
J8eH£, A EYTE AT A TIME. AFTER THE 22 PAGES HAVE EEEN READ INTO THE RAM THE
J FLAG "PAGFUL" IS SET TO INEICATE A BLOCK IS READY FOR TRANSFER TO THE BUBBLE
JMEMCRY. THE CURRENT BUBBLE IS INSTRUCTED TO START TRANSFERING THROUGH
JTHE DMA. WHILE THE BLOCK TRANSFER OF PAGES IS OCCURING, TEE NEXT PAGE OF
JEATA EFCM THE A TO E CONVERTERS IS BEING TRANSFERED INTC THE OTHER PAGE CI
JRAM. EY THE TIME THE BLOCK TRANSFER IS COMPLETE, THE NEXT PAGE WILL BE
JNEARLT READY FOR TRANSFER. ONCE IT IS FILLED, A FLAG WILL BE SET AND ANOTHER
JBIOCK TRANSFER Will BEGIN ANE THE FRCV IOUS PAGE OF RAM WILL BE REWRITTEN,
JTEUS BEGINNING THE CYCLE OVER AGAIN. THIS WLL CONTINUE UNTIL ALL BUBBLE
JCARES HAVE EEEN WRITTEN.
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THIS ROUTINE POLIS THE PAGE FtJII EIAG TO SEE II A PAGE IS READY
FOR TRANSFER.
II IT IS READY, IT SENDS A WRITE COMMAND TO TEE BUBBLE TO START
















VEEN RECORDING, THIS ROUTINE IS THE 6.5 INTERRUPT ROUTINE. THE 6.5 IS
INITIALIZED BY THE INTERRUPT OF THE BUBBLE CARDS UPON AN OP-COMPLETE OR



















CHICK TC SEE IF THE CURRENT EUBBLE IS FINISHES. IF SO, MOVE TO NEXT CARE.










































OPEHATICN COMPLETE TO CONSOLE AND RETURNS TO MAIN
JSIT UP FOR NEXT EIOCK TRANSFER TO EUIBIE EY PLACING FARAMETRIC BUEELE REG-
ISTER VALUES INTO RAM. THESE VALUES ARE REAL EY THE WRCTMP ROUTINE ANE






































TBIS ROUTINE IS VECTORED TO WEEN A ? .5 INTERRUPT IS ACKNOWLEDGED AND TBE
RECORDER IS IN THE RECORL MODE. TBIS ROUTINE TAKES A BYTE FROM THE ANALOG
TC EIGITAL CONVERTERS AND PLACES IT IS THE CORRECT RAM LOCATION INDICATED
BT THE ADDRESS STORED IN RAMADD. TEIS ROUTINE IS JUfFED TO THROUGH LOADING
OF THE "INVECT" LOCATION WITH THE ADDRESS OF DC13.























THIS ROUTINE SITS TBI PAGE FULL FLAG II PAGI 1 IS FULL AND RESITS TBI BAC










THIS RCDTINI SITS TBI "PAGE FULL" FLAG IF PAGE IS FULL AND RISITS









JTHIS RODTINI TAKES THI DATA FROM TBI BUBBLE MEMORY CARDS AND SENDS IT TO TEE
JEIGITAL TO ANALOG CONVERTERS. IT EOES THIS BI FIRST PLACING A BLOCK OF LATA
J INTO THI RAM. A BLOCK OF DATA IS 32 SIXTY-FOUR BYTE PAGES. THE BLOCK IS
JMCVID FY THI DMA FROM THE BUEBLE TO THE RAM. ONCE IN THI RAM, THI DATA IS
JTEIN MOVID BY THI 8065, A BYTI AT A TIME, TO THI DIGITAL TO ANALOG CONVERTERS.
JTEE SAM TYPE OF PROCEDURI USED IN RECORDING THE DATA IS USED WHIN INTIRIEAV-
JING PAGEe AND PAGI1 OF TBI RAM. SINCE THI DMA CAN TRANSFIR FROM THI BUBBLI
5FASTIR THAN THE BTTIS ARI BEING PLACED OUT ONTO THE D TO A, THERE IS ALWAYS A
JFULL PAGI OF DATA READY WHIN THE CURRENT PAGE IS FINISHED BEING READ OUT.






































































;THIS ECUTINF POLLS THE "PAGE FULL" FLAG TO SII IF A PAGI IS READY FOR
JTRANSFER. IF IT IS READY, IT SENDS A READ COMMAND TO THE BUBBLE TO
















WHEN READING, THIS ROUTINE IS THE 6.5 INTERRUPT SERVICE ROUTINE. THE 6.5 IS
INITIALIZED BY THE INTERRUPT OF THE EUBEIE CARDS UPON AN OP-COMPLETE OR


















JCHECK TO SEE IF THE CURRENT EUBELE IS FINISHED. IF SO MOVE TO NEXT CARE











































SIT UP FOR NEXT BLOCK TRANSFER FROM BUBBLE TO RAM EY FLACING BUBBLE
PARAMITEIC REG VAIUIS INTO RAM. THESE VALUES ABE READ ET THE RDSTMP




































THIS RCUTINE IS VECTORED TO WEEN A 7 .5 INTERRUPT IS ACKNOWLEDGED AND THE
RECORDER IS IN THE PLAYBACK MODE. THIS ROUTINE TAKES A BYTE FROM RAM AND
PIACES IT ON THE CORRECT DIGITAL TO ANALOG CONVERTER. THIS ROUTINE IS
JUMPED TO THROUGH LOADING OF THE INVECT IOCATION WTH THE ADDRESS OF D0I4.

















THIS RCDTINE SETS THE PAGE FULL FLAG IF THE CDRRENT PAGE IS FULI AND













THIS ROUTINE ALSO SETS THE "PAGE FULl" FLAG FOR THE OTHER PAGE IN RAM ANE









THIS ROUTINE IS REFERENCED WHEN AN ERROR OCCURS. "OP-FAIL IS PRINTED OUT
ONTO THE CONSOLE ALONG WITH THE STATUS OF THE BUBBLE MEMORY CONTROLLER
SC THAT THE USER IS ABLE TO EET1BMINE WHAT WENT WRONG WITH THE BUBBLE
RFAE CR WRITE OPERATION.
















THIS NEXT ROUTINE ENABLES THE PROGRAM TO RETURN TO THE MAIN MENU
FROf A READ OR WRITE OPERATION.
















E5INT AND ITS SUBSEQUENT ROUTINES, B5INT0 ANE B5INT1 RESPECTIVELY , ARE
HALING WITH THE INITIALIZATION OF THE 5 BUBELE CARDS. WHENEVER AN
INITIALIZATION IS PERFORMED, THESE ROUTINES FURNISH THE USER (VIA THE




















































JEOTRAP IS USED WHEN A SPURIOUS INTERRUPT OCCURS WITHIN THE SYSTEM
JTHAT CCULD FCSSIBIY RUIN THE CURRENT OPERATION. THE WAY IN WHICH THE
JUSEH LEARNS TEAT SOMETEING HAPPINEE, I.E., AN UNEXPECTED INTERRUPT,
5IS TEAT THE SYSTIf JUMPS TO THIS ROUTINE AND PRINTS OUT "SPURIOUS








JTHE NEIT SET OF ROUTINES, E05 THROUGH D0I55, ARE USEE FOR THE DATA ERROR
JTISTING TO ENSURE PROPER OPERATION OF THE BUBBLES. THE PREDICTED ERROR
JRATI FOR TBI BUBBLES IS 10~-13. IF ONE DESIRED TO, THEY COULD RUN THIS
JRCUTINE INDEFINTELY TO SEE IF TEAT PREDICTION HOLDS. DURING THIS SECTION
JEIFFEFENT PATTERNS OF "l'S" AND "a'S" ARE RECORDED INTO THE BUBBLE MEM-
JOPIfS. THE USER HAS A CHOICE OF WHICH PATTERN (SEE MSG11). UPON COM-
PLETION, THE USER CAN PLAYBACK WEAT WAS RECORDED AND EETERMINE THE



























































JROUTINE TO PRINT CHOICES FOR DATA ERROR TEST.
;msg to console incase of spurious interrupt,
JTBIS SECTION, B06-B061, IS EESIGNED TO CIEAR THE RAf BUFFER IF CHOSEN.
JIT IS WISE TO START OUT WITH A RAM THAT IS IN A KNOWN STATE. THEN THE
JDSFR IS ASSURED TO RAVE NO PliEYIOUS DATA FROM OTHER RECORDINGS.



















JEC7 AND B0I7 ARE THE CONVERT ANE BISFLAY OPTIONS. THE ADVANTAGE OF THESE
JROUTINES IS THAT TBI USER CAN ENSURE THE CORRECT OPERATION OF THE ANALOG
JAND DIGITAL CIRCUITRY. NO RECORDING OR PLAYING BACK IS PERFORMED. THE
JSAMPLEL INPUT GOES DIRECTLY TO THE OUTPUT. HENCE, ONE IS ABLE TO CONNECT
;the infut AND OUTFUT to an osculosccpe, for example, and determine
;the accuracy of both waveforms, the only discrepancy that may be













































































































THE FOLLOWING SUBROUTINES SET THE HARDWARE TO KNOWN CONDITIONS AND
PROVIDE THE CODE FOB PRINTING OUT MENUS AND MESSAGES VIA TEE CONSOLE,
EVERTTIME A MESSAGE IS TO BE PRINTED, THE PRINT ROUTINES ARE CALLED.
IVERTTiri THE USER IS REQUIRED TO INFUT (OR RECEIVED AN OUTPUT) VIA
THE CONSOLE, TEE CONIN/CONCUT/CONST SUBROUTINES ARE CALLED.





























































JZIRO A TO D STROII
MVI A.46H
SIM
JZERC E TO A OUTPUT
CVI A.80H
STA DTOA









































































JDEIAY A TIMES 10MSEC
THIS IS THE MAIN MENU AND CHOICE OF OPERATIONS THAT CAN BI PERFORMED.
MENU: DB CR.LE, 'SOLID STATE DATA RECORDER ',CR ,LF
DE CR,II f 'e= RESET SYSTEM
'
DB CR,LF,'1= SET SAMPLE RATE '
El CR,LF,'2 = INITIALIZE BUBBLE '
EE CR,LI,'3= RECORB INPUT DATA '
DB CR,LT,'4= PLAYBACK DATA '
DB CR,IF,'5= DATA ERROR TEST '
DB CR ,LF, '6= CLEAR RAM '
DB CR,IF,'?= CONVERT / DISPIAY '
EB CR, 11,'$'
THE FOLLOWING MESSAGES ARE SELF-EXPLANATORY AND ARE CALLED THROUGHOUT THE
PROGRAM IN CPDER FOR THE SYSTEM TO COMMUNICATE WITH THE OPERATOR VIA THE
CONSOLE.
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CR.LF.'BAB ENTRY, TRY AGAIN !' ,CB ,LF, '$
'
CR.LF.'SET SAMPLE RATE ',CB,LF
CR ,LF, '0= 500HZ '
CB.LF, '1= 1.0KHZ '
CB.LF, '2= 2.5KHZ '
CB.IF, '3= 5.0KHZ '
CR,LF, '$'
CR,LF, 'SPARE ',08,1?,'$'
CR, LP, 'OP-COMPLETE ',CB,LF,'$'
CR, IF, 'OP-FAILED ',CB,IF,'$'
CB.LF, 'CHOOSE BUBBLE FOR INITIALIZATION ' ,CB,LF
CR.IF, '0= CLEAR'
CR.LF, '1= BUBBLE 1'
CR.IF, '2= BUBELE 2'
CR ,LF, '3= BUBBLE 3'
CB,LF, '4= BUBBLE 4'
CR.LE, '5= BUBELE 5'
CB-.LF, '$'
CH.IF, 'SPURIOUS INTERRUPT ',CR,LF,'$'
CR,LE,'TIME OUT ERROR ',CB,LF,'$'
CR.LE, 'SPARE', CR.LF ,.'$'
' CARDS ACTIVE', CB, 11,'$'
CB.LE, 'SELECT TEST MODE', CR.LF
CR.IF, '0= END TEST '
ce ,u, 'i= 000000e0 '
CB,IF, '2= 01010121 '
CR ,11, '3= 10101010 '




JTHESE ARE THE INITIAL VALUES FOE THE PARAMETRIC REGISTERS. THEY ARE
5L0ABEB INTO RAM INITIALLY SO THAT THERE IS A CAPABILITY TO CHANGE THE
;VJ>LDFS TBROUGHTOUT THE OPERATION OF THE RECORDER.
J



































; THIS SECTION WAS LINKED ONTO THE CAIN PROGRAM AND STORED IN THE EPROM.
;IT IS THEN COPIED FROM EPROM INTO THE RAM IN ORDER TO HAVE THE CAPABILITY
JTO CHANGE THE PARAMETRIC REGISTER VALUES DURING A RECORD OR PLAYBACK OPERA-
TION. OEVICUSLY, TO WORS OUT 01 THE EPROM, THE VALUES WOULD NEVER HAVE
;EEEN ABLE TO BE CHANGED. CONSEQUENTLY, "TABLES" CONTAINS THE INTITIAL





5 SOLID STATE DATA RECORDER PROGRAM













































































































THE SCLETWARE DRIVERS EOR THE BOBBLE MEMORIES ARE SUPPLIED BY INTEL
CORPORATION. ULMONT SMITH WAS THE ORIGINAL AUTHOR OF THE DRIVERS FOR THE
ONE MEGABIT DEVICE. MOST OF THE SAME ONES CAN EE USED CN THE FOUR MEGA-
HI, HOWEVER, CHANGES NEEDED TO BE INCORPORATED IN ORDER FOR TEEM TO
FUN THE FOUR MEGAEIT MEMORIES WITHCUT ERRORS. ONE OF THE ADDITIONS WAS
THE ADDITION OF THE DRIVER TO WRITE ALL ONE'S TO THE FIFO/BOOTLOOP IN
ORDER TO FORCE TBE CONTROLLER TC UTIIIZE THE EXTERNAL DATA ERROR CHECKIN,
THE OTHER ADDITION WAS TEAT OF TEE EIOTMP ROUTINE SO THAT THE DRIVERS DID








INTPAR INITIALIZES THE PARAMETRIC REGISTERS 1 OF TEE BUBBLES. THESE REGISTERS






















JLOAD A REG WITH BLR LSB ADDRESS
INITIALIZE LCOP COUNTER
JIOAD A REG FROM B-C REG AEERESS
INCREMENT B-C REGS TC TBE NEXT ADDR IN RAM
JDECREMENT LOCP COUNTER
?IF NOT ZERC, JMP LOAD
JRESTCRE D-E REGS
J RESTORE B-C REGS
RESET 7220 FIFO DATA BUFFER









D JSAVE D-E REGS
B JSAVE B-C REGS
B.40B ;LOAD E REG OP-COMPLETE
d.uffffh; INTIALIZE TIME OUT

























JIF EUSY=1,FCIL STATUS BIG
JEECRIMENT TIME OUT LOCF
J CLEAR A REG
JTEST D-REG=00E
JTEST I-REG=eeH
JIF NOT CONTINUE POLLING
JTIME OUT IRRCR
JTEST STATUS = 40H
JIF OP-CCMPLETE JMP RETF3




jif not e continue polling
JRESTORE B-C RIG
JRESTORE D-E PEG
ABORT MUST BE PERFORMED WHEN A BUBBLE IS INITIALLY TURNED ON OR IMMEDIATELY
































J SAVE D-E REGS
J SAVE B-C REGS
, FFH;iNIT TIME out LOOP COUNTER
JIOAD E REG= 40H , OP-COMPLETE
JLOAD A REG= ABORT COMMAND
JTEST BUST BIT= 1
JIF EUSY= 1, FOIL STATUS REG FOR 40H
JEEC TIME OUT LOOP COUNTER
J CLEAR A RIG
JTEST D REG = 00E
JTEST E RIG= 00E
JIF NOT 2, CONT POLLING ABORT COMMAND
JTIME OUT ERROR , RETURN
JTEST STATUS =40H, OP-COMPLETE
JIF OP-CCMPLETI, JMP RETA
JEIC TIME OUT LOOP COUNTER
JTEST STATUS FOR OP-COMPLETE
JTEST D REG FOR
JTEST E REG FOR




WHITE 7224 FIFO EATA BUFFER WITH ALL ONE'S. THIS PARTICULAR DRIVER HAD TO
BE WRITTEN BECAUSE THE RICOREER IS USING THE 4MEIT EEVICES. WITH THE FIRST
IN THE SERIES OF 4MBIT BUBBLES, THE BOOTLOOP HAD TO BE REWRITTEN ;0R APPEAR
TC PI) BY WRITING ALL ONE'S TO THE FIFO. TEEN WHEN THE CONTROLLER DOES A
COMPARE AND "SEES" ALL ONE 'S—THEREFORE , IT INTERPRETS THAT AS A 3U3BLE
WITH AIL LOOPS ACTIVE—IT GOES CUT AND DOES AN EXTERNAL DATA ERROR CHECK.
EESTROTS A, F/FS

















WRITE 7244 ECOT LOOP REGISTERS WITH ALL ONE'S. THIS IS THE SECOND HALF OF
THE PROCESS OF FAKING THE BOBBLE INTO BELIEVING THE BOOTLOOP HAS ALL ONE'S







































WRITE BUEBLE MEMORY DATA IS THE ROUTINE USED TO PREPARE THE BUBBLE FOR A
WRITE OPERATION.
DESTROYS A, F/FS
VREUBL: {WRITE BUEBLE DATA
RET
PUSH H {SAVE H-I REG
PUSH B {SAVE B-C REG
FUSH D
CALL BIOTMP
MVI B,40H {LOAD B REG OP-COMPLETE
CALL FIIORS ;reset iifc
XRA B iTEST FOR OP-COMPLETE
JNZ RETWR JIF EHROE JMP RETWR
POP B ;restore b-c
CALL INTPAR {LOAD PAEAMETRIC REGS
LI I H.EYTCNI
FUSH B {SAVE E-C REGS
LXI H,2FFFFF {INITIALIZE TIME OUT LOOP
LOCPWR:
CALL RDSTMP
RLC {TEST FOR BL'SY = 1
JNC RETWR JIF ZERO JMP RETWR
DCX H {DECREMENT TIME OUT LOOP
XRA A ! CLEAR A REG
ORA H {TEST H-EEG FCR
ORA L {TEST L-REG FOR




FOP H {RESTCRE H-L REGS
JMP RDSTMP









PUSH H JSAVE H-I REGS
PUSH B JSAVE B-C REGS
FUSH D
CALL BIOTMP
MVI B,40H iLOAD B REG OF-COMPLETE
CALL FIFORS iRESET FIEC
XEA B iTEST FOE OF-COMPLETE
JNZ RETRD JIF NOT ZERO JMP RETRD
FCP B iRESTORE B-C REGS
CALL INTPAR ;load parametric regs
LXI H.BYTCNT
FUSE B JSAVE B-C REGS
LI I H.2FFFFB JINITIALIZE TIME OCT LOOP
CALL RDSTMP
ELC iTEST FOR BUSY=1
JNC RETRD ill" ZERO, NOT BUSY.JMP RET
DCX H iEECREMENT TIME OUT LOOP
XRA A i CLEAR A REG
ORA H iTEST H EEG=0
ORA L iTEST L REG=0
JNZ LOCFRD iCONTINUE POLLING
POP D
FOP B
FCP B JRESTORI H-I REGS
JMP RDSTMP
INITIALIZE TEE BUBBLE MUST BE PEEFCRMEE EVERYTIME THE BUEBLE IS TO BE























iADDRESS OF PARAMETRIC REGS
iLOAD PARAMETRIC REGS
iSAVE B-C REGS
JIOAD E REG OF-COMPLETE
L FHi INITIALIZE TIME OUT LOOP
























;eecriment time out loop
til BUSY=1 POIL FOR 40E
JEECREMENT TIME ODT LOOP
J CLEAR A REG
J TEST E BEG FCR
JTEST E REG FCR
; IF NOT CONTINUE POLLING
;TIME OUT ERROR, RETURN
;TEST FOB OP-COMPLETE
DECREMENT TIME OUT LOOP
J CLEAR A REG
JTEST B REG FCR
JTEST E REG FCR
JIF NOT CONTINUE POLLING
EAFFIX
RETIN
BIOTMP ANB ITS SUBSEQUENT ROUTINES SET DP THE POINTERS SO THAT TEE 3UEBLE
BRIVERS DON'T HAVE TO BE EUPLICATEE FIVE TIMES (IN THE CASE OF THE SSER
TVENTT-FCUR TIMES. IT PUTS THE PROPER ABDRESS IN ALL THE REGISTERS THAT
ARE DSEE DURING A READ/WRITE TO A BUBBLE.































RIBUEE IS THE ADDRESS SUPPLIED TO RDDTMP WHEN HEADING THE BUBBLE DATA.
IT SUPPLIES THE ADDRESS OE THE ACTIVE BUBBLE.
RIEUBE:
IN 80H JBUBBLE ONE
RET
IN 82H JBUEBLE TWO
RET
IN 84B JEUEBLE THREE
BET
IN 86H JBUBBLE FOUR
RET
IN 88H JBUBBLE FIVE
RET
WRBCBE IS THE ADDRESS SUPPLIED TO WRDTMP DURING A WRITE OPERATION.
IT SUPPLIES THE ADDRESS 01 THE ACTIVE BUBBLE.
WREUED:
OUT 80B JEUBBLE ONE
RET
OUT 82H J BUBBLE TWO
RET
CUT 84E JEUEBLE THREE
RET
OUT 86H {BUBBLE FOUR
RET
OUT 88H JBUBBLE FIVE
RET
RIBOBS SUPPIIES THE ADDRESS TO BDSTMF DURING A STATUS CHECK OF TEE
ACTIVE BUBBLE.
REEUBS:
in eiH ;bubble cne
RET
IN 83B JBUBBLE TWO
RET
IN 65H JEUEBLE THREE
RET
IN 87H J BUBBLE FOUR
RET
IN 8SB JBUBBLE FIVE
RET
WRBUEC SUPPIIES TBI ADDRESS OF TEE ACTIVE BUBBLE TO WECTMP. THEN WHEN




OUT 81H {BUBBLE ONE
RET
OUT 83H J BUBBLE TWO
RET
CDT 85H JEUEBLE THREE
BET
OUT 87 H JBUBBLE FOUR
RET








1. Get-Away Special ( GAS ) . Small Self-contained Payloads ,
Goddard Space Flight Center, Special Payloads
Division, July 1984.
2. Spiegel, P., "Bubble Memory Applications in Harsh
Environments," WESCON/80 Conference Record , v.
17-0/1-2, September 1980.
3. Vail, F.J., "Nuclear Effects on Magnetic Bubble
Memories," WESCON/80 Conference Record , v. 17-3/1-4,
September 1980.
4. Vail, P.J. and others, "Short Pulse Transient
Radiation Effects on a 92 K-bit Magnetic Bubble Memory
System, " IEEE Transactions on Nuclear Science , v.
NS-26, n. 57 PP^ 4847-4849, December 1979":
5. Blake, J. B. , "Magnetospheric Radiation Environment in
a 12-Hour Circular Orbit, " AIAA Engineering Notes ,
v. 18, n. 5, September- October 1981.
6. Fundakowski, Sally W. , "Bubbles Burstin
7.
g with Military
Potential, Defense Electronics , July 1984.
BPK-5V75A Four-megabit Bubble Memory Prototype Kit
User' s Manuel , Order Number ~2444. 001, Intel
Corporation.
8. Triebel, W. A. and Chu, A. E. ( Handbook of Semiconductor
and Bubble Memories, Prentice-Hall , Inc. , Englewood
CTTffs, N. J. , 07632, 1982.
9. Memory Components Handbook , Order Number 210830-003,
Intel Corporation, 1984.
10. Mokhoff , N. , "Magnetic Bubble Memories Making a
Comeback, " Computer Design , November 1984.
11. Four Megabit Bubble Memory Data Sheets , Order Number
231060-003, Intel Corporation, October 1984.
88
BIBLIOGRAPHY
Campbell, Bruce A. A Digital Recording System for
Space-based Applications Utilizing Four-megabit Magnetic
Bubble Memories , M. S. Thesis, Naval Postgraduate School,
Monterey^ California, June 1985.
Chang. H. , Magnetic Bubble Technology : Integrated-Circuit
Magnetics for Digital Storage and Processing , IEEE Press,
New York, T9~75.
Davies, J. E. , "Reliability and Environmental Capabilities
of the 7110, One-megabit Bubble Memory," WESC0N/80
Conference Record , v. 17-4/1-7, September 1980.
Frey, Thomas J. , A 32-bit Microprocessor Based Solid State
Data Recorder for Space-based~Applications , M. S. Thesis,
Naval Postgraduate School, Monterey, California, March 1986.
Jordan, Dorsett W.
, A Matched Filter Algorithm for Acoustic
Signal Detection . M. S. Thesis, Naval Postgraduate School,
Monterey"^ California, June 1985.
Wallin, Jay W. . Microprocessor Controller with Nonvolatile
Memory Implementation
c
M. S. Thesis . Naval Postgraduate




1. Defense Technical Information Center 2
Cameron Station
Alexandria, Virginia 22304-6145
2. Library, Code 0142 2
Naval Postgraduate School
Monterey, California 93943-5002
3. Department Chairman, Code 62 2







5. Professor R. Panholzer, Code 62Pz 4




6. Professor M. Cotton, Code 62Cc 2




7. Lcdr Sandra L. Coachman, USN 1
3 Willow Street
Newport, Rhode Island 02871
8. Lt Tina-Marie D'Ercole, USN 3
122 Eaton Avenue
Hamilton, Ohio 45013
9. David Rigmaiden 1
1135 3rd Street
Monterey, California 93940








12. Space Projects Group, Code 72 1
Naval Postgraduate School
Monterey, California 93943-5000





14. Captain Roger P. Onorati
Commanding Officer




























A solid state data recorder for space-ba
3 2768 000 65818 1
DUDLEY KNOX LIBRARY
